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Effect of grain alignment on interface trap density of thermally oxidized
aligned-crystalline silicon films
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Received 7 August 2006; accepted 28 November 2006; published online 28 December 2006
The authors report studies of the effect of grain alignment on interface trap density of thermally
oxidized aligned-crystalline silicon ACSi films by means of capacitance-voltage C-V
measurements. C-V curves were measured on metal-oxide-semiconductor MOS capacitors
fabricated on 001-oriented ACSi films on polycrystalline substrates. From high-frequency C-V
curves, the authors calculated a decrease of interface trap density from 21012 to 1
1011 cm−2 eV−1 as the grain mosaic spread in ACSi films improved from 13.7° to 6.5°. These
results demonstrate the effectiveness of grain alignment as a process technique to achieve
significantly enhanced performance in small-grained 1 m polycrystalline Si MOS-type
devices. © 2006 American Institute of Physics. DOI: 10.1063/1.2424655
Interface trap density is a critical parameter that affects
the electronic properties of oxidized semiconductor surfaces,
and thus the performance of various electronic devices,
such as metal-oxide-semiconductor MOS field effect
transistors.1 For single-crystal Si-based MOS devices, the in-
terface trap density has been known to depend on the oxida-
tion process, substrate orientation, and interface roughness.2,3
While MOS devices based on polycrystalline Si thin films
have been of great interest for applications in thin-film tran-
sistors TFTs,4 little attention has been given to the relation-
ship between interface trap density and grain alignment in
polycrystalline Si films. Recently, we reported a technique
that uses biaxially oriented buffer layers to grow 011-
oriented Si thin films, called aligned-crystalline Si ACSi,
on flexible polycrystalline metal tapes with controllable grain
alignment.5–7 For the work presented here, we have fabri-
cated MOS capacitors from 001-oriented ACSi films on
flexible substrates and investigated the correlation between
interface trap densities and grain alignment by using
capacitance-voltage C-V measurements.
The ACSi films were grown on polycrystalline metal
tapes Hastelloy C-276, 100 m thick using a buffer layer
architecture composed of -Al2O3, MgO, and Y2O3. Details
on growth conditions can be found elsewhere.5 All the layers
were deposited by electron-beam evaporation in the follow-
ing sequence: a Y2O3 nucleation layer 5 nm at room tem-
perature, a biaxially oriented MgO layer 10 nm using an
ion-assist beam of 750 eV Ar+ at room temperature, a ho-
moepitaxial MgO layer 100–200 nm at 500 °C, and a
-Al2O3 buffer layer 100–200 nm at 800 °C. A heavily
doped p+-ACSi bottom electrode layer 1 m, followed by
a lightly doped p-ACSi layer 3 m, was grown at
710–770 °C using two separate boron-doped Si sources.
The doping concentrations of p+- and p-ACSi layers were
measured to be 21019 and 31017 cm−3, respectively, by
secondary ion mass spectroscopy SIMS.
The crystallographic properties of the ACSi layers were
analyzed by x-ray diffraction XRD. A -2 XRD scan of
the multilayer indicated that the MgO, -Al2O3, and ACSi
layers grew with 001 orientation perpendicular to the sub-
strate surface. For the Si 004 reflection, the full width at
half maximum FWHM of the rocking curve 004 was in
the range of 2.0°–4.0° for the series. The fourfold in-plane
symmetry of the Si layer was confirmed by XRD  scan of
the 022 reflection. The average FWHM 022 was distrib-
uted between 6.1° and 13.1°. The average grain mosaic
spread of each sample was analyzed using the total mosaic




x, y, and z are the tilt along x, tilt along y, and
rotation along z, respectively.5 The crystallographic proper-
ties were also confirmed by electron backscattering diffrac-
tion. XRD analysis indicated compressive stress in ACSi
films, which was also observed by Raman spectroscopy. The
root mean squared rms surface roughness of ACSi films
was measured by atomic force microscopy on a 55 m2
scale.
To form MOS capacitors, silicon oxide layers
25 nm were thermally grown at 900 °C for 1 h in a con-
ventional tube furnace using dry O2. Before oxidation,
samples were cleaned with Radio Corporation of America
RCA cleaning procedure8 and the native oxide layer was
removed with a buffered HF solution. The FWHM of the
Raman bandwidth of the thermally oxidized ACSi films was
measured to analyze the defect density. MOS capacitors were
patterned using standard photolithography and reactive ion
etch. The sputtered Al contact electrodes 8080 m2,
200 nm thick were patterned by a lift-off technique, fol-
lowed by annealing in forming gas 94% Ar, 6% H2 at
450 °C for 30 min. The C-V characteristics were measured
at room temperature with an HP4194A impedance analyzer.
The measurement of the small signal differential capaci-
tance of MOS capacitors as a function of gate voltage has
been extensively used to extract the properties of the Si sur-
faces, oxide layers, and interfaces. Figure 1 shows the MOS
capacitance as a function of the applied voltage measured at
three different frequencies 1, 10, and 100 kHz. It also
shows a schematic cross section of the MOS capacitor. The
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C-V results show well defined regions of accumulation,
depletion, and inversion. An accumulation capacitance ap-
pears at negative voltages, indicating that the top layer of the
ACSi film is p type. Figure 1 also shows typical high- and
low-frequency curves at 100 and 1 kHz, respectively, with a
transition curve at 10 kHz. A hole concentration 3
1017 cm−3 estimated from the C-V curve was consistent
with the doping concentration measured by SIMS. The thick-
ness of depletion layer 40 nm was also estimated from
the C-V curve and was in good agreement with a known
value at 31017 holes cm−3 Ref. 9.
Figure 2 shows high-frequency 1 MHz C-V curves of
MOS capacitors based on ACSi films with TMS values of
6.5°, 8.2°, 11.9°, and 13.7°. As the TMS value increases, the
C-V curve stretches out further along the voltage axis, indi-
cating higher density of interface traps.9 Interface traps
change their charge state depending on whether they are
filled or empty. Because interface trap occupancy varies with
gate bias, the stretch-out of C-V curves occurs. To determine
the correlation between interface traps and TMS in our ACSi
films, we calculated the midgap interface trap density Dit of
each ACSi sample by the high-frequency capacitance
method.10 A uniform doping level of 31017 cm−3 in all four
ACSi samples, experimentally confirmed by SIMS, was used
for this calculation. As shown in Fig. 3, Dit of our Si films is
reduced from 2102 to 11011 cm−2 eV−1 as the TMS of
the ACSi film decreases from 13.7° to 6.5°. For single crystal
Si, a dry-oxygen-grown SiO2 layer has a typical Dit in the
1012 cm−2 eV−1 range, but forming gas annealing reduces Dit
to the low 1010 cm−2 eV−1 range.2 Consistent with the case of
single crystal Si, our thermally oxidized ACSi films also
showed Dit in the 1012 cm−2 eV−1 range before forming gas
annealing. However, for a given series of samples, Dit could
not be reduced below 11011 cm−2 eV−1 after forming gas
annealing. This may be related to grain boundary traps, but it
is difficult to suggest with certainty a microscopic mecha-
nism to describe our results. Combined with Dit data of
single crystal Si and good-quality silicon-on-sapphire re-
ported in the literature,2,11 these results indicate that Dit de-
cays approximately exponentially as TMS decreases dashed
line.
Since all the samples were processed under the same
conditions, changes in the oxidation process were negligible.
As ACSi films showed 001 orientation within a few de-
grees at the surface normal, changes of Dit in such a narrow
range of surface orientation are expected to be
insignificant.12 It has also been known that Dit increases with
increasing interface roughness.3 However, while the distribu-
tion of grain size remained similar, the rms surface rough-
ness of our ACSi films increased monotonically from
13 to 15 nm as the TMS decreased from 13.7° to 6.5°, and
thus cannot explain the observed Dit dependence.
Interface traps are thought to originate from dangling
bonds or metallic impurities at the Si surfaces.1 Since we
used the growth temperatures of the ACSi films as a variable
to control grain alignment, we cannot exclude the possibility
that changes in growth temperature might influence Dit by
significantly reducing the density of dangling bonds or de-
fects in the Si film or at its surface. However, based on the
following argument, we conclude that the effect of grain
alignment on Dit is likely to be dominant over direct growth
temperature effects. The experimental techniques and models
employed in this study do not allow for definitive identifica-
tion of the density of dangling bonds; they let us estimate the
overall trap density due to all types of defects and dangling
bonds. However, with forming gas anneal FGA studies,7
we have observed that the dangling bond density is likely to
be negligible compared to other types of defects in well-
aligned ACSi films because we have not observed any sig-
nificant change in behavior with FGA in such films. Also, we
measured the FWHM of the Raman bandwidth of our ACSi
films to compare the defect density within Si grains Fig. 4.
The FWHM of the Raman bandwidth in polycrystalline sili-
con films increases with increasing defect density of the Si
FIG. 1. Normalized capacitance C /Cmax of metal-oxide-semiconductor ca-
pacitors as a function of applied gate voltage measured at 1, 10, and
100 kHz. Also shown is a schematic cross section of the MOS capacitor
structure.
FIG. 2. Color online Normalized capacitance C /Cmax of MOS capaci-
tors, based on ACSi films with four different values of grain total mosaic
spread TMS, as a function of applied gate voltage measured at 1 MHz.
FIG. 3. Interface trap density at midgap Dit as a function of total mosaic
spread. Dit data of single crystal Si and silicon-on-sapphire are based on
Refs. 2 and 11, respectively. The dashed line is a guide for the eye.
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grains.13 For our ACSi films, the FWHM of the Raman band-
width varied less than 10% independent of the growth tem-
perature, indicating that the defect density within the Si
grains does not depend significantly on the growth tempera-
ture that we have used. For comparison, the FWHM of Ra-
man bandwidth measured on single crystal Si is less than
50% of that on ACSi films.
Microstructural and electrical measurement results in
previous publications already indicated that improving the
grain alignment of small-grained 1 m ACSi films pro-
duced effectively the same results that increasing grain size
does.5–7 This study showed that the interface trap density
also decreases significantly as grain alignment improves.
Therefore, ACSi process could be considered as an effective
alternative to fabrication methods in TFTs, where a laser an-
nealing method is typically used, such as sequential lateral
solidification14 or selectively enlarging laser crystallization.15
Currently, no other technology combines the high-
performance aspects of single crystal silicon with the low-
cost aspects of polycrystalline silicon films, which use inex-
pensive, non-single-crystalline substrates. As such, the ACSi
process could allow the Si industry to lower its costs while
maintaining or improving the performance of its products.
In conclusion, we have studied the relationship between
grain alignment and interface trap density in MOS capacitors
fabricated using 001-oriented ACSi thin films on polycrys-
talline substrates. Based on the high-frequency capacitance
method, we calculated the interface trap density, which de-
creased from 21012 to 11011 cm−2 eV−1 as the grain mo-
saic spread decreased from 13.7° to 6.5°. These results indi-
cate that improved grain alignment could lead to
significantly reduced interface trap density in polycrystalline
Si films, with potentially important implications for TFT
applications.
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FIG. 4. Full width at half maximum FWHM of the Raman bandwidth of
ACSi films as a function of total mosaic spread. The FWHM in single
crystal Si was also measured as a reference. The dashed line is a guide for
the eye.
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